QUALITATIVE CHARACTERIZATION OF SINGLE-EVENT TRANSIENT AND LATCHUP TRENDS IN 180 nm CMOS TECHNOLOGY By Cody Adam Dinkins Thesis
Single Event Effects (SEEs) with High Speed ADCs: Single Event Latch-up (SEL) - Planet Analog
A tutorial in radiation-induced single event upsets - Embedded Computing Design
Compact Modeling of Single Event Latchup of integrated CMOS circuit
Figure 1 from Preventing single event latchup with deep P-well on P-substrate | Semantic Scholar
Earlier Is Better In Latch-Up Detection
![PDF] Single event latchup: Hardening strategies, triggering mechanisms, and testing considerations | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/74a351bb606b40d5caa2ad38e5999bbb246d974f/11-Figure1-1.png "PDF] Single event latchup: Hardening strategies, triggering mechanisms, and testing considerations | Semantic Scholar")
PDF] Single event latchup: Hardening strategies, triggering mechanisms, and testing considerations | Semantic Scholar
Space Radiation Effects on Electronics - Single Event Effects | Space Talos LTD
SEE Single Event Effects
Single Event Latchup over-current seen for half A of Daughterboard 5... | Download Scientific Diagram
SEECA - Section 4
Section Three: Chapter Four
Single Event Effects (SEE) | Microsemi
Circuit-Level Simulation of the Single Event Transients in an On-Chip Single Event Latchup Protection Switch | SpringerLink
A Single Event Latch-up protection method for SRAM FPGA | Semantic Scholar
EngineerZone
SEE Single Event Effects
Single event and TREE latchup mitigation for a star tracker sensor: An innovative approach to system level latchup mitigation - UNT Digital Library
The Effects of Scaling and Well and Substrate Contact Placement on Single Event Latchup in Bulk CMOS Technology
Single-Event Latchup sensitivity: Temperature effects and the role of the collected charge - ScienceDirect
Integrated Single Event Latchup protection for ASICs used in space applications | Semantic Scholar
Latch-up - Wikipedia
Latch-up - Wikipedia
